Questa Increase Coverage - A Formal etiquette solution for accelerating code coverage closure
Overview
Join us to learn how Questa Increase Coverage can help you achieve code coverage closure, faster.
Code coverage is a much-needed metric in most modern-day RTL design flows and coverage closure is a key step in any RTL design and verification process. It helps teams to ensure that all RTL code written is indeed exercised and verified prior to tape-out. One of the challenges in coverage closure is the time taken to get to 100% with potential waivers/exclusions. Traditionally, teams have deployed many RTL designers to review each uncovered item, to ensure it is a genuine hole and can be safely excluded. This process is expensive, time-consuming, and is prone to human errors.
This is where Questa Increase Coverage is useful. It flags code coverage items that are difficult to reach by formal techniques and haven’t been hit in simulation, thus providing a valuable measure of verification complexity. This guides engineers to make their designs more easily verifiable.
What You Will Learn:
- Why coverage closure is important
- How to set up and run Questa Increase Coverage
- How to generate coverage exclusion reports
- How to load exclusion reports to increase coverage numbers
Who Should Attend?
- Verification and design engineers who want to find out about unreachable coverage gaps automatically and achieve 100% code coverage faster within the stipulated time.
Products Featured:
- Questa Increase Coverage
Details
What
Customer Technical Webcast: Questa Increase Coverage - A Formal etiquette solution for accelerating code coverage closure
When
Thursday, January 30, 2024
Where
Online
Time
18:00 hr CET
Join us at this free Expert Series Webinar where we will show you how Calibre RealTime Custom can be integrated and configured into your custom IC design environments and greatly simplify the signoff process.
Automate PCB thermal analysis to shorten developmentLearn how thermal engineers can apply automation to better respond to electronic engineering design teams who have multiple PCB design revisions that require thermal verification in the shortest time possible.
